View PALCE20V8-10DMB_14224.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

20V8
PALCE20V8
Flash Erasable, Reprogrammable CMOS PAL Device
Features
* Active pull-up on data input pins * Low power version (20V8L) -- 55 mA max. commercial (15, 25 ns) -- 65 mA max. military/industrial (15, 25 ns) * Standard version has low power -- 90 mA max. commercial (15, 25 ns) -- 115 mA max. commercial (10 ns) -- 130 mA max. military/industrial (15, 25 ns) * CMOS Flash technology for electrical erasability and reprogrammability * User-programmable macrocell -- Output polarity control -- Individually selectable for registered or combinatorial operation * QSOP package available -- 10, 15, and 25 ns com'l version -- 15, and 25 ns military/industrial versions * High reliability -- Proven Flash technology -- 100% programming and functional testing
Functional Description
The Cypress PALCE20V8 is a CMOS Flash Erasable second-generation programmable array logic device. It is implemented with the familiar sum-of-product (AND-OR) logic structure and the programmable macrocell. The PALCE20V8 is executed in a 24-pin 300-mil molded DIP, a 300-mil cerdip, a 28-lead square ceramic leadless chip carrier, a 28-lead square plastic leaded chip carrier, and a 24-lead quarter size outline. The device provides up to 20 inputs and 8 outputs. The PALCE20V8 can be electrically erased and reprogrammed. The programmable macrocell enables the device to function as a superset to the familiar 24-pin PLDs such as 20L8, 20R8, 20R6, 20R4.
Logic Block Diagram (PDIP/CDIP/QSOP)
GND 12 I10 11 I9 10 I8 9 I7 8 I6 7 I5 6 I4 5 I3 4 I2 3 I1 2 CLK/I0 1
PROGRAMMABLE AND ARRAY (64 x 40) 8 8 8 8 8 8 8 8
MUX
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell MUX
13 OE/I11
14 I12
15 I/O0
16 I/O1
17 I/O2
18 I/O3
19 I/O4
20 I/O5
21 I/O6
22 I/O7
23 I13
24 VCC 20V8-1
PAL is a registered trademark of Advanced Micro Devices, Inc.
Cypress Semiconductor Corporation Document #: 38-03026 Rev. **
*
3901 North First Street
*
San Jose
*
CA 95134 * 408-943-2600 Revised March 26, 1997
PALCE20V8
Pin Configuration
DIP/QSOP Top View
CLK/I0 I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 GND 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VCC I13 I/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0 I12 OE/I11 20V8-2
PLCC/LCC Top View
I2 I1 CLK/I 0 NC V CC I13 I/O7 4 3 2 1 2827 26 I3 I4 I5 NC I6 I7 I8 5 6 7 8 9 10 11 25 24 23 22 21 20 19 I/O6 I/O5 I/O4 NC I/O3 I/O2 I/O1 20V8-3 121314 1516 1718
Selection Guide
tPD ns Generic Part Number PALCE20V8-5 PALCE20V8-7 PALCE20V8-10 PALCE20V8-15 PALCE20V8-25 PALCE20V8L-15 PALCE20V8L-25 Com'l/Ind 5 7.5 10 15 25 15 25 10 15 25 15 25 Mil 3 7 10 12 15 12 15 10 12 20 12 20 tS ns Com'l/Ind Mil 4 5 7 10 12 10 12 10 12 20 12 20 tCO ns Com'l/Ind Mil 115 115 115 90 90 55 55 130 130 130 65 65 ICC mA Com'l Mil/Ind
Shaded area contains preliminary information.
Functional Description (continued)
The PALCE20V8 features 8 product terms per output and 40 input terms into the AND array. The first product term in a macrocell can be used either as an internal output enable control or as a data product term. There are a total of 18 architecture bits in the PALCE20V8 macrocell; two are global bits that apply to all macrocells and 16 that apply locally, two bits per macrocell. The architecture bits determine whether the macrocell functions as a register or combinatorial with inverting or noninverting output. The output enable control can come from an external pin or internally from a product term. The output can also be permanently enabled, functioning as a dedicated output or permanently disabled, functioning as a dedicated input. Feedback paths are selectable from either the input/output pin associated with the macrocell, the input/output pin associated with an adjacent pin, or from the macrocell register itself. Power-Up Reset All registers in the PALCE20V8 power-up to a logic LOW for predictable system initialization. For each register, the associated output pin will be HIGH due to active-LOW outputs.
Electronic Signature An electronic signature word is provided in the PALCE20V8 that consists of 64 bits of programmable memory that can contain user-defined data. Security Bit A security bit is provided that defeats the readback of the internal programmed pattern when the bit is programmed. Low Power The Cypress PALCE20V8 provides low-power operation through the use of CMOS technology, and increased testability with Flash reprogrammability. Product Term Disable Product Term Disable (PTD) fuses are included for each product term. The PTD fuses allow each product term to be individually disabled. Input and I/O Pin Pull-Ups The PALCE20V8 input and I/O pins have built-in active pull-ups that will float unused inputs and I/Os to an active HIGH state (logical 1). All unused inputs and three-stated I/O pins should be connected to another active input, VCC, or Ground to improve noise immunity and reduce ICC.
Document #: 38-03026 Rev. **
I9 I10 GND NC OE/I 11 I12 I/O0
Page 2 of 14
PALCE20V8
Configuration Table
CG0 0 0 1 1 1 CG1 1 1 0 0 1 CL0x 0 1 0 1 1 Cell Configuration Registered Output Combinatorial I/O Combinatorial Output Input Combinatorial I/O Devices Emulated Registered Med PALs Registered Med PALs Small PALs Small PALs 20L8 only
Macrocell
11 10 00 01 To Adjacent Macrocell
11 0X 10
OE VCC
CG1
CL0x 11 0X D Q Q 10 11 0X CG1 for pin 16 to 21 (DIP) CG0 for pin 15 and 22 (DIP) CL0x 10
I/Ox
VCC CLK
CL1x
From Adjacent Pin
20V8-4
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ..................................... -65C to +150C Ambient Temperature with Power Applied.................................................. -55C to +125C Supply Voltage to Ground Potential (Pin 24 to Pin 12).................................................-0.5V to +7.0V DC Voltage Applied to Outputs in High Z State .....................................................-0.5V to +7.0V DC Input Voltage .................................................-0.5V to +7.0V
Output Current into Outputs (LOW)............................. 24 mA DC Programming Voltage............................................. 12.5V Latch-Up Current..................................................... >200 mA
Operating Range
Range Commercial Industrial Military[1] Ambient Temperature 0C to +75C -40C to +85C -55C to +125C VCC 5V 5% 5V 10% 5V 10%
Note: 1. TA is the "instant on" case temperature.
Document #: 38-03026 Rev. **
Page 3 of 14
PALCE20V8
Electrical Characteristics Over the Operating Range[2]
Parameter VOH VOL VIH VIL[4] IIH IIL[5] ISC ICC Description Output HIGH Voltage Output LOW Voltage Input HIGH Level Input LOW Level Input or I/O HIGH Leakage Current Input or I/O LOW Leakage Current Operating Power Supply Current VCC = Min., VIN = VIH or VIL VCC = Min., VIN = VIH or VIL Test Conditions IOH = -3.2 mA IOH = -2 mA IOL = 24 mA IOL = 12 mA Com'l Mil/Ind Com'l Mil/Ind 2.0 -0.5 0.8 10 -100 -30 Com'l -150 115 90 55 Mil/Ind Mil/Ind 130 65 V V A A mA mA mA mA mA mA 0.5 V Min. 2.4 Max. Unit V
Guaranteed Input Logical HIGH Voltage for All Inputs[3] Guaranteed Input Logical LOW Voltage for All Inputs[3] 3.5V < VIN < VCC 0V < VIN < VIN (Max.)
Output Short Circuit Current VCC = Max., VOUT = 0.5V[6,7] VCC = Max., VIL = 0V, VIH = 3V, Output Open, f = 15 MHz (counter) 5, 7, 10 ns 15, 25 ns 15L, 25L ns 10, 15, 25 ns 15L, 25L ns
Capacitance[7]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions VIN = 2.0V @ f = 1 MHz VOUT = 2.0V @ f = 1 MHz Typ. 5 5 Unit pF pF
Endurance Characteristics[7]
Parameter N Description Minimum Reprogramming Cycles Test Conditions Normal Programming Conditions Min. 100 Max. Unit Cycles
Notes: 2. See the last page of this specification for Group A subgroup testing information. 3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included. 4. VIL (Min.) is equal to -3.0V for pulse durations less than 20 ns. 5. The leakage current is due to the internal pull-up resistor on all pins. 6. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. VOUT = 0.5V has been chosen to avoid test problems caused by tester ground degradation. 7. Tested initially and after any design or process changes that may affect these parameters.
Document #: 38-03026 Rev. **
Page 4 of 14
PALCE20V8
AC Test Loads and Waveforms
ALL INPUT PULSES 3.0V 90% GND 10% 90% 10%
2 ns
2 ns
20V8-5
5V
S1 R1 OUTPUT R2 CL
20V8-6
TEST POINT
Commercial Specification tPD, tCO tPZX, tEA tPXZ, tER Closed Z H: Open Z L: Closed H Z: Open L Z: Closed 5 pF S1 CL 50 pF R1 200 R2 390 R1
Military R2 750 Measured Output Value 1.5V 1.5V H Z: VOH - 0.5V L Z: VOL + 0.5V 390
Document #: 38-03026 Rev. **
Page 5 of 14
PALCE20V8
Commercial and Industrial Switching Characteristics[2]
20V8-5 Parameter tPD tPZX tPXZ tEA tER tCO tS tH tP tWH tWL fMAX1 fMAX2 Description Input to Output Propagation Delay[8] OE to Output Enable OE to Output Disable Input to Output Enable Delay[7] Input to Output Disable Delay[7,9] Clock to Output Delay[8] Input or Feedback Set-Up Time Input Hold Time External Clock Period (tCO + tS) Clock Width HIGH[7] Clock Width LOW[7] External Maximum Frequency (1/(tCO + tS))[7,10] Data Path Maximum Frequency (1/(tWH + tWL))[7, 11] Internal Feedback Maximum Frequency (1/(tCF + tS))[7,12] Register Clock to Feedback Input[7, 13] Power-Up Reset Time[7] 1 1 3 0 7 3 3 143 166. 6 166. 6 3 1 Min. 1 Max. 5 5 5 6 6 4 1 7 0 12 5 5 83 100 20V8-7 Min. 1 Max. 7.5 6 6 9 9 5 1 10 0 17 8 8 58 62.5 20V8-10 Min. 1 Max. 10 10 10 10 10 7 1 12 0 22 8 8 45.5 62.5 20V8-15 Min. 1 Max. 15 15 15 15 15 10 1 15 0 27 12 12 37 41.6 20V8-25 Min. 1 Max. 25 20 20 25 25 12 Unit ns ns ns ns ns ns ns ns ns ns ns MHz MHz
fMAX3 tCF tPR
100 3
62.5 6 1
50 8 1
40 10 1
MHz ns s
Shaded area contains preliminary information. Notes: 8. Min. times are tested initially and after any design or process changes that may affect these parameters. 9. This parameter is measured as the time after OE pin or internal disable input disables or enables the output pin. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below VOH min. or a previous LOW level has risen to 0.5 volts above VOL max. 10. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate. 11. This specification indicates the guaranteed maximum frequency at which the device can operate in data path mode. 12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. 13. This parameter is calculated from the clock period at fMAX internal (1/fMAX3) as measured (see Note 7 above) minus tS.
Document #: 38-03026 Rev. **
Page 6 of 14
PALCE20V8
Military Switching Characteristics[2]
20V8-10 Parameter tPD tPZX tPXZ tEA tER tCO tS tH tP tWH tWL fMAX1 fMAX2 fMAX3 tCF tPR Description Input to Output Propagation Delay[8] OE to Output Enable OE to Output Disable Input to Output Enable Delay Clock to Output Delay Input Hold Time External Clock Period (tCO + tS) Clock Width HIGH
[7] [8] [7] [7,9]
20V8-15 Min. 1 Max. 15 15 15 15 15 1 12 0 24 10 10 41.7 50 50 12
20V8-25 Min. 1 Max. 25 20 20 25 25 1 20 0 40 15 15 25 33.3 33.3 20 Unit ns ns ns ns ns ns ns ns ns ns ns MHz MHz MHz 10 1 ns s
Min. 1
Max. 10 10 10 10 10
Input to Output Disable Delay
1 10 0 20 8 8 50 62.5 62.5
10
Input or Feedback Set-Up Time
Clock Width LOW[7] External Maximum Frequency (1/(tCO + tS)[7,10] Data Path Maximum Frequency (1/(tWH + tWL))[7, 11 ] Internal Feedback Maximum Frequency (1/(tCF + tS))[7,12] Register Clock to Feedback Input[7, 13] Power-Up Reset Time[7]
6 1 1
8
Shaded area contains preliminary information.
Document #: 38-03026 Rev. **
Page 7 of 14
PALCE20V8
Switching Waveform
INPUTS, I/O, REGISTERED FEEDBACK tS CP t CO REGISTERED OUTPUTS t PD COMBINATORIAL OUTPUTS
20V8-7
tH
t WH
t WL
tP
tPXZ, tER[10]
tEA, tPZX[10]
tPXZ, tER
[10]
[10] tEA, tPZX
Power-Up Reset Waveform
POWER SUPPLY VOLTAGE REGISTERED ACTIVE LOW OUTPUTS CLOCK tPR MAX = 1 s t WL
20V8-8
10%
90% t PR
VCC
tS
Document #: 38-03026 Rev. **
Page 8 of 14
PALCE20V8
Functional Logic Diagram for PALCE20V8
PIN NUMBERS DIP (PLCC) PACKAGE
1 (2)
0 4 8 12 16 20 24 28 32 32 PTD
PIN NUMBERS DIP (PLCC)PACKAGE 1 0 CG0 0
2 (3)
23 (27)
MC7 CL1=2560 CL0=2632
22 (26)
280
3 (4)
320
MC6 CL1=2561 CL0=2633
21 (25)
600
4 (5)
640
MC5 CL1=2562 CL0=2634
20 (24)
920
5 (6)
960
MC4 CL1=2563 CL0=2635
19 (23)
1240
6 (7)
1280
MC3 CL1=2564 CL0=2636
18 (21)
1560
7 (9)
1600
MC2 CL1=2565 CL0=2637
17 (20)
1880
8 (10)
1920
MC1 CL1=2566 CL0=2638
16 (19)
2200
9 (11)
2240
MC0 CL1=2567 CL0=2639
15 (18)
2520
10 (12) 11 (13)
CG0 0 1
14 (17) 13 (16)
ELECTRONIC SIGNATURE ROW 2568 BYTE7 2569 . . . BYTE6 . . . . . . 2630 . . . BYTE1 2631 BYTE0 CG0=2704 CG1=2705 20V8-9 MSB LSB
Document #: 38-03026 Rev. **
Page 9 of 14
PALCE20V8
Ordering Information for PALCE20V8
ICC (mA) 115 115 115 tPD (ns) 5 7.5 10 tS (ns) 3 7 10 tCO (ns) 4 5 7 Ordering Code PALCE20V8-5JC PALCE20V8-7JC PALCE20V8-7PC PALCE20V8-10JC PALCE20V8-10PC PALCE20V8-10QC 130 10 10 10 PALCE20V8-10JI PALCE20V8-10PI PALCE20V8-10DMB PALCE20V8-10LMB 90 15 12 10 PALCE20V8-15JC PALCE20V8-15PC PALCE20V8-15QC 130 15 12 12 PALCE20V8-15JI PALCE20V8-15PI PALCE20V8-15QI PALCE20V8-15DMB PALCE20V8-15LMB 90 25 15 12 PALCE20V8-25JC PALCE20V8-25PC PALCE20V8-25QC 130 25 20 20 PALCE20V8-25JI PALCE20V8-25PI PALCE20V8-25QI PALCE20V8-25DMB PALCE20V8-25LMB
Shaded area contains preliminary information.
Package Name J64 J64 P13 J64 P13 Q13 J64 P13 D14 L64 J64 P13 Q13 J64 P13 Q13 D14 L64 J64 P13 Q13 J64 P13 Q13 D14 L64
Package Type 28-Lead Plastic Leaded Chip Carrier 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead (300-Mil) CerDIP 28-Pin Square Leadless Chip Carrier 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 24-Lead (300-Mil) CerDIP 28-Pin Square Leadless Chip Carrier 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 24-Lead (300-Mil) CerDIP 28-Pin Square Leadless Chip Carrier
Operating Range Commercial Commercial
Industrial Military Commercial
Industrial
Military Commercial
Industrial
Military
Document #: 38-03026 Rev. **
Page 10 of 14
PALCE20V8
Ordering Information for PALCE20V8L
ICC (mA) 55 tPD (ns) 15 tS (ns) 12 tCO (ns) 10 Ordering Code PALCE20V8L-15JC PALCE20V8L-15PC PALCE20V8L-15QC 65 15 12 12 PALCE20V8L-15JI PALCE20V8L-15PI PALCE20V8L-15QI PALCE20V8L-15DMB PALCE20V8L-15LMB 55 25 15 12 PALCE20V8L-25JC PALCE20V8L-25PC PALCE20V8L-25QC 65 25 20 20 PALCE20V8L-25JI PALCE20V8L-25PI PALCE20V8L-25QI PALCE20V8L-25DMB PALCE20V8L-25LMB Package Name J64 P13 Q13 J64 P13 Q13 D14 L64 J64 P13 Q13 J64 P13 Q13 D14 L64 Package Type 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 24-Lead (300-Mil) CerDIP 28-Pin Square Leadless Chip Carrier 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 28-Lead Plastic Leaded Chip Carrier 24-Lead (300-Mil) Molded DIP 24-Lead Quarter-Size Outline 24-Lead (300-Mil) CerDIP 28-Pin Square Leadless Chip Carrier Military Industrial Commercial Military Industrial Operating Range Commercial
MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics
Parameter VOH VOL VIH VIL IIX IOZ Subgroups 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3
DC Characteristics
Parameter ICC Subgroups 1, 2, 3
Switching Characteristics
Parameter tPD tCO tS tH Subgroups 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11
Document #: 38-03026 Rev. **
Page 11 of 14
PALCE20V8
Package Diagrams
24-Lead (300-Mil) CerDIP D14
MIL-STD-1835 D-9 Config.A
28-Lead Plastic Leaded Chip Carrier J64
28-Square Leadless Chip Carrier L64
MIL-STD-1835 C-4
Document #: 38-03026 Rev. **
Page 12 of 14
PALCE20V8
Package Diagrams (continued)
24-Lead (300-Mil) Molded DIP P13/P13A
24-Lead Quarter Size Outline Q13
Document #: 38-03026 Rev. **
Page 13 of 14
(c) Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
PALCE20V8
Document Title: PALCE20V8 Flash Erasable, Reprogrammable CMOS PAL(R) Device Document Number: 38-03026 REV. ** ECN NO. 106371 Issue Date 07/11/01 Orig. of Change SZV Description of Change Change from Spec Number: 38-00367 to 38-03026
Document #: 38-03026 Rev. **
Page 14 of 14

▲Up To Search▲

Price & Availability of PALCE20V8-10DMB

	To Download PALCE20V8-10DMB Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .